Introduction:
There have been several methods developed to implement fault tolerant logic. Most popular methods was Triple Modular Redundancy (TMR), parity check, readsolomen encoder ….etc. These methods were mostly based on designing additional circuit that was responsible to performing fault masking or error correction. Although, they can correct error resulting from fault of protected blocks, these circuits themselves were vulnerable to faults on them. It raises the question of what if fault masking circuit was faulty? In order to deal with this major problem of fault masking, we suggest technique referred as fault tolerant coding instead of additional fault-masking circuitry. Thus, fault masking would not be achieved by an additional fault-masking circuitry; instead, it will be done in level of coding by proposed fault tolerant coding technique. This technique deals with raised errors at the level of coding, instead of level of functionality (circutary).
Conventional logic system applies Boolean equations in one bit Hamming space [1] that has two level apart from one bit distance. Unfortunately, one bit hamming coding isn't capable of detecting or correcting errors. Because there isn't any other level that can be reserved for error detection and error correction in the one bit hamming space. Additional circuits, which are solely deal with detection and correction of errors, are used for having fault tolerance feature.
In this paper, we develop a logic design methodology implementing fault tolerance in coding level. For this proposes, Boolean algebra implementation on 3 bit hamming space was researched to benefit from its one bit distance error correction capacity for the fault tolerant coding. [1] 3 bit hamming space has eight level. Two levels of them will be used for two node of Boolean lattice and the rest level will reserved for error detection and correction proposes. Basic operations of Boolean algebra, which are and (intersection), or (Union), not (Complementation) [2] , were designed corresponding to three bit fault tolerant coding space. Those fault tolerant operators using three bit coding to implement Boolean Algebra was called T_and, T_or and T_not operators in order to distinguish regular and, or and not operators using conventional one-bit coding. Relevant logic gates to perform T_and, T_or and T_not operation was designed by conventional logic gates using one-bit coding. Usage of one bit coding operators to implement operator working for higher bit coding simplifies * B. Baykant Alagoz (alagozb@oncubilim.net , alagozb@yahoo.com) applying higher bit coding to today's logic design methods. In Figure 1 , levels of conventional logic system using one-bit coding and levels of fault tolerant logic system using n -bit coding was illustrated to better understanding. Level of fault tolerant operators working on n -bit hamming space accommodates on the conventional operators working on one-bit hamming space. According this scheme, one-bit coding expands to n -bit coding before implementing logic function. Let consider n -bit coding of Boolean lattice, there has been n 2 number of level and accordingly code word. Two out of n 2 code words are reserved for coding of Boolean lattice highest and lowest nodes and they were called pole codes (Pole Code_0 and Pole Code_1). Pole Code_0 is the smallest element and Pole Code_1 is the largest element of lattice. There will stay 2 2 − n residual codes that can be utilized for error detection and correction proposes. Those residual codes were referred as faulty codes. Error detection is done by detecting any of the 2 2 − n faulty codes. Error correction can be done by transition of the any of 2 2 − n faulty codes to the nearest pole codes. As these transitions from faulty codes to pole codes is done in the direction of the pole which has minimum hamming distance to these faulty codes, considerable bit error correction can be obtained by mean of reducing faulty codes in system. This transition policy brings about attraction fields toward to pole codes in finite hamming space as represented in Figure 2 . As long as faulty codes exist in space, they will fall trough the poles that is the closest in hamming space. In Figure 2 , Hamming distance curvature graph illustrates transition directions (Attraction field) to pole codes.
Figure 2. Transition mechanism for Faulty Codes
Faulty codes that has equal hamming distance to each pole code are not correctable by tolerant coding. This case coincides faulty code place onto separation hill as represented in Figure 2 . Collection of faulty codes transiting to Pole Code_0 and Pole Code_0 itself compose Class_0 group and collection of faulty code transiting to Pole Code_1 and Pole Code_0 itself compose Class_1 group. Separation hill constitutes a boundary between Class_0 and Class_1. All the codes in a Class_0 or Class_1 group are correctable and detectable. If it is on the separation hill, the code is only detectable but not correctable. These codes placing on the separation hills are grouped in Class_H. Whenever a correctable code that belongs to Class_0 or Class_1 exists in hamming space, it will be turned into a pole code at next processing of Boolean algebra operation. By this transition mechanism, fault masking could be managed in coding level instead of an additional correction circuitry.
For an n -bit coding Boolean lattice, number of different code selection for two pole code can be given by permutation formula as following,
By considering hamming space, each different pole selection forms a new transition field in the code space according to hamming distance to selected pole codes. Different pole selection in hamming space may result to have different faulty tolerance One-bit hamming space has two codes and all possible codes in the space are used as pole codes. In the Table 1 , possible coding in one-bit hamming space were listed. Transition graph for a nearby coding example of two-bit hamming space is given in Figure 3 . According the transition graph seen in Figure 3 , all faulty code in one bit proximity to poles can be correctable but unfortunately pole codes are in one bit distance each other.
d) Coding in Three-Bit Hamming Space:
Three-bit hamming space has eight codes and it provides six faulty codes. In the Table 3 ., noteworthy coding in three-bit hamming space was listed. . In the 3 bit hamming space, pole code selection can be done in one, two and three bits distance. In the Table 3 , some example of code selection with various distance were given to observe some properties of being correctable and detectable. -Three bit hamming space gives us the opportunity of coding with the most distant pole selection with fully correctable faulty codes set. Coding seen in first six row of Table 3 shows such coding that pole code resides in the most distant each other and all faulty codes are in either Class_0 or Class_1. Three bit coding with 3 bit hamming distance selection provides better fault tolerance in application compared to other coding of one, two bits. coding, although distance between pole code reduced to one bit, faulty codes 4 and 6 are correctable code with two bit distance to poles. It shows that correction of faulty codes with two-bit distance is possible in three bit hamming space in the expense of diminishing distance of pole codes to each other.
-From application point of view, three bits distant pole code selections in threebit hamming space have advantage of all faulty codes being correctable as well as poles is wide apart each other in the space.
Transition graph for 3 ) 5 , 2 ( tolerant coding listed in the fifth row of Table 3 was illustrated in Figure 4 . One, two and three bit hamming space were summarized for better comparison of performance of fault masking in Table 4 . Three-bits hamming space exhibits the one-bit distant correction with three bit distant pole coding and digital system using this coding will correct whole faulty codes in one bit distance to pole codes and it gains tolerance against one-bit-errors (single errors). In two bits hamming space, two-bit coding doesn't guaranty correction of all one-bit errors (single errors) due to one bit distance between poles. Because, some one-bit errors would possibly coincide on the other pole rather than a faulty code and in such cases, they will not be correctable and detectable like coding in one-bit hamming space. This situation degrades fault tolerance capability of the coding. Pole code selection criteria for better fault tolerance capability can be summarized as following; 1. Pole codes should be select apart each other with maximum distance of its hamming space. This condition can be satisfied by selection of pole codes such that pole codes are complement of each other. Such as coding. TMR has been widely used technique to mask faults in functionality level by a voting circuit. [3] Three redundant modules produce three-bit codes so that a voting circuit perform correction and encode three-bits code to one-bit codes.
Logic Design Approaches For Fault Tolerant Coding And Examples For (2,5) 3 Coding :
Basic idea behind the Boolean algebra implementation with fault tolerant coding is to replace pole codes (Pole Code_0 and Pole_Code_1) with the lowest and highest nodes of Boolean lattice Which are logic '0' and logic '1' symbols in conventional digital design. In every logic operation, faulty codes were treated as Pole Code_0 or Pole Code_1 according the transition graph of coding. To better express, all codes in Class_0 group are taken account as Pole Code_0 and all codes in Class_1 are taken account as Pole Code_1. This treatment of codes in Class_0 and Class_1 group naturally constitutes mechanism of faulty code transition to pole code in coding level; thus, we say that it manages correction of faulty codes in coding level. Faulty codes in Class_H group are freely accounted as either Pole Code_0 or Pole_Code_1 for the reduction of logic equations. In the Table 5 and 6, truth table of the conventional Boolean operator  and truth table of the fault tolerant coding were given. In the Table 6 , b a ⊕ operation is tolerant Or operation (T_or), b a ⊗ operation is tolerant and operation (T_and) and a operation is tolerant complementation (T_not). As seen in table, these operators take its input from Class_0 and Class_1 group and they yield pole codes depending on logic operation. This input-output relation led transitions from faulty codes to pole codes take place in every operation interval.
By considering Table 6 , Pole equations respect to Pole Code_0 can be written as following;
Here, × Cartesian product operator and ∪ set unification operation.
X PoleCode _ (.) representation express that equation is written corresponding to Pole Code_X. Equations corresponding to Pole Code_1 are given as following,
In the next section, tolerant logic operator for three bit tolerant coding was designed using conventional logic gates. For this proposes, input couple ) , ( b a and output f is expanded to three bit binary format. Output f takes value of Pole code_0 or Pole code_1 in binary format in case of fault-free. Truth table using these binary inputs b a, and output f can be construct by guidance of equation 2,3,4,5,6 and 7. In these way, as presented in Figure 1 , fault tolerant coding in three bit hamming space can be build on today's conventional logic methodology. for design simplifications). These subsets of Cartesian product set of inputs result subscripted PoleCode_X value, for the rest of inputs in truth table, it results the other pole code.
Step Step 4: Obtain corresponding binary logic function by using truth 
Schematics of the T_Or, T_And and T_Not gates implementing 3 ) 5 , 2 ( tolerant coding were illustrated in the Figure 5 . An important point to be considered is that, by mean of these tolerant gates, any Boolean function using tolerant coding can be designed without following four step seen above for each logic function. It can be simply done by replacing logic gates in circuit of conventional tolerant coding by using T_Or, T_And and T_Not gates seen in Figure 5 . The design simplicity can be clearly seen by considering truth tables of XOR given in Table 7 In the previous section, we already discussed designing directly from Truth table for basic logic operator (T_Or, T_And, T_Not). In this section, we will apply it for more complex logic functions.
Lets design EXOR function directly from truth table seen in Table 7 . For this proposes, write design steps discussed previous section for EXOR function.
Step Step 4: Obtain corresponding binary logic function from truth 
Logic reduction can be applied to reduce gate count.
d) Coding Translator Components:
Coding translator is required when more then one coding or hamming space were cooperated at the same system. They translate codes from a coding in a hamming space to any other coding in any hamming space. The coding translator takes part at the interfacing two different coding as seen Figure 11 . table seen in Table 9 . Translators have two basic properties; -They do not change logic value but they translate a word from a coding to the other. -They can exhibit correction capability.
e) Fault Tolerance Mechanism And Flaws In Applications:
Before correction of the faulty code, a faulty code must physically appear on the logic system. There are two phases in tolerance mechanism.
-First phase is the fault appearance phase of faulty code in which faulty codes were seen at the output of any tolerant gates. -Second phase is the transition phase of faulty code in which faulty code that was seen at output of tolerant gates will be corrected at following tolerant gates by acceptance codes of Class_0 as Pole Code_0 and codes of Class_1 code as Pole Code_1 codes.
According this process, correction mechanism requires a following tolerant gate to mask errors resulting from previous tolerant gates. This mechanism leads errors at the last gates of the system stay uncorrected. Unfortunately, the last gates of system will be devoid of correction and they are vulnerable components of system in term of fault tolerance. For instance, in the Figure 7 , faults appearing on T_Not gates connected to Q and Q ports will not be correctable by tolerant coding mechanism.
Simulation Strategy And Some Results:
Faults on gates were reduced to an error bit on the wire connected to output of faulty logic gates. Error bit on a wire is implemented by complement of its correct value as seen A fault on a gate was assumed to result an error bit at the output of the gate, which would be expectedly complement of error-free output. Error bits satisfying error probabilities were inserted to lines, which is connected to outputs of faulty gates. Obtained results after 1000 bits processing for fault probability of 0.005 was demonstrated by error graphs in the Figure 14 , 15 and 16. In error graph, vertical axis represents processed input data up to 1000 and horizontal axis represents nets in EXOR with 3 ) 5 , 2 ( coding seen in Figure 13 . Every line in the line graph represents error seen on the three bit nets. Light blue lines represent one-bit error on the net, yellow line represents two errors bit on the net and red line represent the case that all three bit of net in error. In the simulation, we used tolerant gates designed by truth table. In the Figure  14 , we applied error insertion to tolerant gate connected to net3. As seen in the figure, In the Figure 15 , we applied error with higher probability on the tolerant gate connected to net5. As seen, only yellow and red error lived and reached to output. Light blue errors were corrected by 3 ) 5 , 2 ( coding by following tolerant gates. In the Figure 16 , we applied error with probability of 0.005 to whole system except Translator. 
For the simulation results seen in the Figure 17 and 18, error probability of logic gates is increased from 0.01 to 0.2 by 0.01 steps. EXOR circuit with 3 ) 5 , 2 ( fault tolerant coding was seen to superior fault tolerance and availability performance under uniform distributed random error insertion. 
A Way For Developing Information Processing System By Components With High Error Probability:
Advancing information processing systems such as nano-systems, quantum information processing structure or bio-information processing systems, basic components of such technology are not enough robust against environmental noise and structural defects. These components have high error probability in their operations. In order to develop more reliable information processing system made of such components, fault tolerance techniques should be invented to deal with errors. Fault tolerant coding technique introduced in this paper may contribute these types of applications having low reliability. Enough tolerant coding in higher bits hamming spaces may be discovered to implement practically reliable systems. In such technologies, component can yield more level than two. Two of these level can assigned for pole codes and the rest levels in output span can be grouped in Class_0 or Clas_1 according distance to poles in valid metric of systems. For some systems, valid metric for distance definition may be probability distributions or any depending on other statistical or physical parameters. Pole codes and transition mechanisms described in the paper gives an aspect researchers working on such new technology about how to handle output span of their components in order to be implement logic functions in a fault tolerant manner. In Figure 21 , for probabilistic models, tolerant coding methodology is applied in similar manner discussed for logic system. codes, distance between pole codes 0 x and 1 x should be maximum in space) 2-Class_H must be empty set. All elements of X other than poles 0 x and 1 x should be reside in Class_0 or Class_1. This condition prevents 'unknown result state', which is undesired state for Boolean based information processing systems.
If one finds a convenient distance metric ( order to obtain higher error correction performance, lets us investigate higher hamming space.
In the 5 bits hamming space, it is possible to select pole codes with 5-bit distance and fully correctable faulty codes with up to two bits distant to poles. So, it can correct error bits up to two bits. For example, 
Conclusions:
In this paper, fault tolerant coding, their properties and design concepts were briefly introduced for the hamming spaces up to three bits. Fault tolerant codes and their implementation by mean of conventional logic technologies were addressed in a systematic manner and a simplified and common design techniques that were applicable for all fault tolerant coding were developed. Expanding hamming space to higher bits gives us opportunity to assign some additional codes for fault detection and correction proposes in the logic system. Fault tolerant coding highly increases the number of conventional logic gates and their interconnectivity in order to form higher hamming distances in hamming spaces. Transition mechanism acted substantial role on correction of error resulting from faults of the logic gates or wires.
For the future works, new optimum fault tolerant codes should be researched for discovering higher availability and lower consumption of resources.
